 Henrik RydgårdandGitHub
|
3489ff5143
|
Merge pull request #17990 from unknownbrackets/x86-jit-alu
x86jit: Implement divides and a couple more ALUs
|
2023-08-28 10:12:31 +02:00 |
|
|
Unknown W. Brackets
|
f10444eb42
|
x86jit: Special case broadcast shuffles.
|
2023-08-27 23:24:30 -07:00 |
|
|
Unknown W. Brackets
|
61a99b4bac
|
x86jit: Implement trig/reciprocals.
|
2023-08-27 23:24:30 -07:00 |
|
|
Unknown W. Brackets
|
4b1c809886
|
x86jit: Implement a few more float ops, shuffle.
|
2023-08-27 23:24:30 -07:00 |
|
|
Unknown W. Brackets
|
479ebaea11
|
x86: Use LEA in a few sensible places.
|
2023-08-27 13:59:19 -07:00 |
|
|
Unknown W. Brackets
|
8b77114da6
|
x86jit: Remove outdated file.
|
2023-08-27 13:01:22 -07:00 |
|
|
Unknown W. Brackets
|
2e64abd2a0
|
x86jit: Improve some debug labels.
Helps when running a profiler that reads these.
|
2023-08-27 12:51:29 -07:00 |
|
|
Unknown W. Brackets
|
303aa0548c
|
x86jit: Handle replacements directly.
|
2023-08-27 12:51:24 -07:00 |
|
|
Unknown W. Brackets
|
35fe15d718
|
x86jit: Do not use Vec4Dot for vdot.t.
It was much slower to do so in LittleBigPlanet.
|
2023-08-27 12:39:21 -07:00 |
|
|
Unknown W. Brackets
|
1abd3ac361
|
x86jit: Use a faster vdot than DPPS.
|
2023-08-27 12:39:08 -07:00 |
|
|
Unknown W. Brackets
|
497fc09c29
|
x86jit: Implement divides.
|
2023-08-27 12:34:58 -07:00 |
|
|
Unknown W. Brackets
|
1b25f854a1
|
x86jit: Reduce code size a tiny bit.
|
2023-08-27 12:34:58 -07:00 |
|
|
Unknown W. Brackets
|
2231fb807b
|
x86jit: Implement Clz, Not, XorConst.
|
2023-08-27 12:34:58 -07:00 |
|
|
Unknown W. Brackets
|
7d8dc0f8ab
|
irjit: Detect clobber in lane change.
|
2023-08-27 12:27:05 -07:00 |
|
|
Unknown W. Brackets
|
6507251e83
|
irjit: Consider temps clobbered by block end.
|
2023-08-27 12:26:42 -07:00 |
|
|
Unknown W. Brackets
|
f263698897
|
irjit: Cleanup temp purging on exit.
We were sometimes considering it read by exit and not purging.
|
2023-08-27 12:26:05 -07:00 |
|
|
Henrik Rydgård
|
c59e9e51b2
|
Non-change to see if CI fixes itself..
|
2023-08-25 12:39:19 +02:00 |
|
|
Unknown W. Brackets
|
be4fe52796
|
x86jit: A few more float ops.
|
2023-08-25 00:01:03 -07:00 |
|
|
Unknown W. Brackets
|
d021706eb3
|
x86jit: Implement conditional assigns.
|
2023-08-25 00:01:03 -07:00 |
|
|
Unknown W. Brackets
|
d1a30334bf
|
x86jit: Implement multiplies.
|
2023-08-25 00:01:03 -07:00 |
|
|
Unknown W. Brackets
|
363f2b68e1
|
x86jit: Implement shifts.
|
2023-08-25 00:01:03 -07:00 |
|
|
Unknown W. Brackets
|
601bf344c1
|
x86jit: Implement vdot.
|
2023-08-25 00:01:03 -07:00 |
|
|
Unknown W. Brackets
|
bfb8df8472
|
x86jit: Implement fneg/abs.
|
2023-08-25 00:01:02 -07:00 |
|
|
Unknown W. Brackets
|
004c35cf76
|
x86jit: Implement syscalls and some system.
|
2023-08-25 00:01:02 -07:00 |
|
|
Unknown W. Brackets
|
2fbdc42a5c
|
x86jit: Reduce code a bit in SETcc paths.
|
2023-08-25 00:00:35 -07:00 |
|
|
Unknown W. Brackets
|
e2c6011906
|
x86jit: Implement VFPU Fcmp.
|
2023-08-23 22:17:55 -07:00 |
|
|
Unknown W. Brackets
|
00155790d6
|
x86jit: Add some notes for vector calls.
Let's avoid the thunks to be more similar to other backends.
|
2023-08-23 22:17:55 -07:00 |
|
|
Unknown W. Brackets
|
ef93b7547e
|
x86jit: Add vmin/vmax.
|
2023-08-23 22:17:55 -07:00 |
|
|
Unknown W. Brackets
|
931c84f835
|
x86jit: Implement FCmp.
|
2023-08-23 22:17:55 -07:00 |
|
|
Unknown W. Brackets
|
d86f6ae618
|
x86jit: Implement set less thans.
|
2023-08-23 22:17:55 -07:00 |
|
|
Unknown W. Brackets
|
5473a5c698
|
x86jit: Add low MapWithFlags for Ext8to32.
|
2023-08-23 22:17:55 -07:00 |
|
|
Unknown W. Brackets
|
0b1953e5fd
|
x86jit: Handle more Vec4 ops, some related.
|
2023-08-23 22:17:50 -07:00 |
|
|
Unknown W. Brackets
|
269a57a8b8
|
irjit: Fix vmin/vmax NAN handling.
Oops, this needs to be signed.
|
2023-08-23 06:50:42 -07:00 |
|
|
Henrik RydgårdandGitHub
|
77355a1568
|
Merge pull request #17954 from unknownbrackets/x86-jit-ir
x86jit: Fix Ext8to32/Ext16to32, some reg issues
|
2023-08-23 08:50:02 +02:00 |
|
|
Unknown W. Brackets
|
efaf14a19f
|
x86jit: Fix spilling zero register.
We can't flush it, but it's likely not to get "clobbered".
|
2023-08-22 23:29:13 -07:00 |
|
|
Unknown W. Brackets
|
c397e2e4da
|
x86jit: Flush reg if dirty on map as ptr.
|
2023-08-22 23:29:13 -07:00 |
|
|
Unknown W. Brackets
|
a1bddd880d
|
x86jit: Fix sign extension.
|
2023-08-22 23:29:13 -07:00 |
|
|
Unknown W. Brackets
|
74e5e43fdc
|
jit: Skip known prefix writes.
If we already know what's in memory and it's default, we can skip
overwriting with default values. This is common, actually.
|
2023-08-22 23:26:31 -07:00 |
|
|
Henrik Rydgård
|
6a3840d9b6
|
Implement bswap just because
|
2023-08-22 16:18:03 +02:00 |
|
|
Henrik Rydgård
|
7384d3d49f
|
Debug mode buildfix
|
2023-08-22 16:15:07 +02:00 |
|
|
Henrik Rydgård
|
c5a076487e
|
Disable extends on x86-32
|
2023-08-22 16:09:45 +02:00 |
|
|
Henrik Rydgård
|
b67741509c
|
Implement a few ALU ops in the x86 JIT-from-IR.
|
2023-08-22 16:08:12 +02:00 |
|
|
Unknown W. BracketsandHenrik Rydgård
|
11c40e6889
|
x86: Implement a few basic float/vec4 ops.
|
2023-08-22 10:39:46 +02:00 |
|
|
Unknown W. BracketsandHenrik Rydgård
|
521b63dd2b
|
x86jit: Implement FMul.
|
2023-08-22 10:39:46 +02:00 |
|
|
Unknown W. BracketsandHenrik Rydgård
|
edcb156897
|
x86jit: Add Vec4 and Float load/store.
|
2023-08-22 10:39:46 +02:00 |
|
|
Henrik RydgårdandGitHub
|
951c35ba71
|
Merge pull request #17948 from unknownbrackets/x86-ir
x86jit: Fix some issues in 32-bit
|
2023-08-22 09:41:10 +02:00 |
|
|
Unknown W. Brackets
|
07fa1ed573
|
x86jit: Automatically flush incompatible regs.
|
2023-08-21 21:16:54 -07:00 |
|
|
Unknown W. Brackets
|
55654f52b2
|
x86jit: Fix Store8 on i386.
Require an 8-bit capable register in mapping.
|
2023-08-21 21:05:51 -07:00 |
|
|
Unknown W. Brackets
|
db34b85107
|
irjit: Allow flag-based allocation order.
Sometimes backends have needs, like XMM0/v0-only, or similar.
|
2023-08-21 20:46:05 -07:00 |
|
|
Unknown W. Brackets
|
bea74ba162
|
x86jit: Avoid negative offset warning.
|
2023-08-21 20:38:56 -07:00 |
|