749e3a02cb
Jit: Add missing instruction address check from ARM jits
2026-02-26 10:37:12 +01:00
8897b5914a
Improve integrity checks in JIT (trying to catch an elusive crash)
2026-02-17 22:42:04 +01:00
1b0e701c87
Expose some more pointers in the ImDebugger UI
2026-02-17 22:40:00 +01:00
f0ba391a4e
Remove the whole concept of proxy blocks from the block cache, and experimental uses of it.
2026-02-17 09:40:27 +01:00
9f5be16663
Jit: Remove the Jal-to-replacement optimization (really not all that benificial)
2026-02-17 09:40:27 +01:00
2797cfca56
Remove more vestiges of old experiments
2026-02-12 01:23:48 +01:00
44a2585753
Rename some function, remove an unused return value
2026-02-12 01:23:45 +01:00
d5444a7f46
Remove old rudimentary start at a MIPS->MIPS jit
2026-02-11 23:33:41 +01:00
4a8aeac38a
Jit: Remove unused x86-only feature continueBranches.
2026-01-29 17:41:57 +01:00
d6ebfed432
Fix some bugs and warnings from a pass of static analysis
2026-01-29 17:41:54 +01:00
ba148e5ec7
JIT/IRJit: Delete an old "function preloading" experiment
...
This caused some confusion while trying to debug #20502
2025-06-11 15:45:18 +02:00
dbe6ec80a0
Fix some bad "for (auto x : y)" usage
2025-04-29 16:46:14 +02:00
41b77bf1ae
More log cleanup
2025-04-14 22:27:51 +02:00
962bd8239d
Remove more excessive error reporting.
2025-03-02 02:28:45 +01:00
31cf5771f4
Turn the break reason into an enum, fix some minor issues
2025-02-19 16:01:11 -06:00
948c38a034
Some more minor fixes
2025-02-04 10:24:55 -06:00
1ca63161b3
More minor fixes
2025-02-04 10:19:34 -06:00
d5bfc1b5eb
Finish up this cleanup (move _M_SSE compat define out of Common.h)
2024-12-19 16:23:20 +01:00
e93c80db4e
Cleaning up our SIMD header includes, using the new header
2024-12-19 16:08:48 +01:00
83af54950f
Move more core-related stuff into Core.cpp/h
2024-12-08 11:54:58 +01:00
96c4a10e8c
Add two new core states, rename RUNNING to RUNNING_CPU and similar for stepping.
2024-12-01 21:04:21 +01:00
7992ff4627
Make CBreakpoints an object
2024-11-25 00:22:53 +01:00
d3e9398cb3
Split Core_EnableStepping into Core_Break and Core_Resume
2024-11-03 17:53:42 +01:00
1a89c26dc0
Warning fixes
2024-10-03 18:19:11 +02:00
85e7ff7ac3
Target->Native renaming. More intuitive (at least to me)
2024-07-22 01:24:34 +02:00
9d36a08ec4
Some renaming, remove a gross hack
2024-07-21 19:12:51 +02:00
e01ca5b057
Logging API change (refactor) ( #19324 )
...
* Rename LogType to Log
* Explicitly use the Log:: enum when logging. Allows for autocomplete when editing.
* Mac/ARM64 buildfix
* Do the same with the hle result log macros
* Rename the log names to mixed case while at it.
* iOS buildfix
* Qt buildfix attempt, ARM32 buildfix
2024-07-14 14:42:59 +02:00
5526ef012c
Store IR instructions in a large arena vector instead of loosely in each block.
2024-06-07 09:28:27 +02:00
e75e7a0e43
Add an optimizeForInterpreter flag
2024-05-26 13:41:31 +02:00
126d88ecfc
Back out clearly inconsequential/useless .reserve() calls
2023-12-29 08:27:56 +01:00
e5af1f8bd0
Merge pull request #18560 from unknownbrackets/replacement-slice
...
HLE: Slice the very slow memset/memcpy variants
2023-12-17 12:35:48 +01:00
053831bf4d
HLE: Add mechanics for sliced replacements.
2023-12-16 09:08:58 -08:00
5311997753
x86jit: Correct downcount on replacement in IR.
2023-12-16 08:10:29 -08:00
b871e76d05
[Core/Debugger/FileLoaders/FileSystems/MIPS] Using reserve if possible
2023-12-15 13:59:19 +03:00
76f0c6cab4
Merge pull request #18305 from unknownbrackets/x86-ir-vcmp
...
x86jit: Fix IR vcmp all bit
2023-10-04 07:48:42 +02:00
f1a9e39ce9
x86jit: Fix IR vcmp all bit.
2023-10-03 17:46:29 -07:00
521335cb2a
x86: Fix 32-bit IR jit block entry.
2023-10-02 20:26:07 -07:00
00c80cea6e
irjit: Optimize offset logging during compile.
...
As I guessed, this was expensive. using a vector and reserve isn't very.
It's nice to keep this before logBlocks_ is > 0, in case it's set mid
block.
2023-09-30 15:56:18 -07:00
51d5026792
WriteExit: Assert on bad exit numbers
2023-09-26 19:39:48 +02:00
9fffa33eee
Merge pull request #18234 from unknownbrackets/x86-ir-transfer
...
x86jit: Perform vector transfers instead of flushing to memory
2023-09-26 09:28:05 +02:00
38e5b33a53
x86jit: Prefer BLENDPS to INSERTPS.
...
It's faster, this performs better.
2023-09-25 22:12:48 -07:00
51456980db
Merge pull request #18121 from unknownbrackets/jit-ir-profiler
...
IR: Add mini native jit MIPS block profiler
2023-09-25 09:04:55 +02:00
9b2fa46861
IR: Add mini native jit MIPS block profiler.
2023-09-24 23:04:29 -07:00
05786f5719
x86jit: Correct spill on IR lane extract.
2023-09-24 19:06:06 -07:00
685d2acffe
x86jit: Retain old lanes when there's space.
2023-09-24 17:31:25 -07:00
46e704f879
x86jit: Cleanup and refactor transfer.
2023-09-24 16:58:41 -07:00
d9f6bae1ff
x64jit: Initial reg transfer.
2023-09-24 16:28:29 -07:00
06a1f0b72c
Merge pull request #18226 from unknownbrackets/x86-ir-breakpoints
...
x86jit: Improve memory breakpoint speed
2023-09-25 00:47:22 +02:00
da013ee105
x86jit: Fix asm jitbase displacement check.
2023-09-24 12:11:00 -07:00
7d0f2e43b6
irjit: Fix safety of kernel bit memory addresses.
2023-09-24 10:18:55 -07:00
Henrik Rydgård