preserve-emulation/ppsspp
1
0
Fork 0
mirror of https://github.com/hrydgard/ppsspp.git synced 2026-09-03 03:05:18 +02:00
Code Issues Packages Projects Releases Wiki Activity

arm64jit: Avoid spilling an extra reg for lwl/lwr.

Browse Source 
It's only needed for swl and swr.
This commit is contained in:
Unknown W. Brackets
2018-01-01 08:38:10 -08:00
parent 8ffb0101fe
commit d8d174fa2b
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Core/MIPS/ARM64/Arm64CompLoadStore.cpp
+1 -1
View File
@@ -180,7 +180,7 @@ namespace MIPSComp {
gpr.SpillLock(rs);
// Need to get temps before skipping safe mem.
ARM64Reg LR_SCRATCH3 = gpr.GetAndLockTempR();
ARM64Reg LR_SCRATCH4 = gpr.GetAndLockTempR();
ARM64Reg LR_SCRATCH4 = o == 42 || o == 46 ? gpr.GetAndLockTempR() : INVALID_REG;
if (!g_Config.bFastMemory && rs != MIPS_REG_SP) {
skips = SetScratch1ForSafeAddress(rs, offset, SCRATCH2);