preserve-emulation/ppsspp
1
0 Fork 0
mirror of https://github.com/hrydgard/ppsspp.git synced 2026-11-13 09:39:33 +01:00
Code Issues Packages Projects Releases Wiki Activity

riscv: Allow dirty pointers, explicitly.

Browse Source
This commit is contained in:
Unknown W. Brackets committed 2023-07-23 18:01:00 -07:00
1 parent 624caa2dea
commit d31eded9ba
3 files changed
+13 -1
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

Core/MIPS/RiscV/RiscVCompALU.cpp
+1 -1
View File
@@ -66,7 +66,7 @@ void RiscVJit::CompIR_Arith(IRInst inst) {
if ((int32_t)inst.constant >= -2048 && (int32_t)inst.constant <= 2047) {
// Typical of stack pointer updates.
if (gpr.IsMappedAsPointer(inst.src1) && inst.dest == inst.src1 && allowPtrMath) {
gpr.MarkDirty(gpr.RPtr(inst.dest));
gpr.MarkPtrDirty(gpr.RPtr(inst.dest));
ADDI(gpr.RPtr(inst.dest), gpr.RPtr(inst.dest), inst.constant);
} else {
gpr.MapDirtyIn(inst.dest, inst.src1);
Core/MIPS/RiscV/RiscVRegCache.cpp
+11
View File
@@ -181,6 +181,17 @@ void RiscVRegCache::MarkDirty(RiscVReg reg) {
}
}
void RiscVRegCache::MarkPtrDirty(RiscVReg reg) {
// Can't mark X0 dirty.
_dbg_assert_(reg > X0 && reg <= X31);
ar[reg].isDirty = true;
if (ar[reg].mipsReg != IRREG_INVALID) {
_dbg_assert_(mr[ar[reg].mipsReg].loc == MIPSLoc::RVREG_AS_PTR);
} else {
_dbg_assert_(ar[reg].pointerified);
}
}
void RiscVRegCache::SetRegImm(RiscVReg reg, u64 imm) {
_dbg_assert_(reg != R_ZERO || imm == 0);
_dbg_assert_(reg >= X0 && reg <= X31);
Core/MIPS/RiscV/RiscVRegCache.h
+1
View File
@@ -118,6 +118,7 @@ public:
bool IsInRAM(IRRegIndex reg);
void MarkDirty(RiscVGen::RiscVReg reg);
void MarkPtrDirty(RiscVGen::RiscVReg reg);
void MapIn(IRRegIndex rs);
void MapInIn(IRRegIndex rd, IRRegIndex rs);
void MapDirtyIn(IRRegIndex rd, IRRegIndex rs, bool avoidLoad = true);