mirror of
https://github.com/xemu-project/xemu.git
synced 2026-11-11 00:28:59 +01:00
target/mips/mips-defs: Use ISA_MIPS32R3 definition to check Release 3
Use the single ISA_MIPS32R3 definition to check if the Release 3 ISA is supported, whether the CPU support 32/64-bit. For now we keep '32' in the definition name, we will rename it as ISA_MIPS_R3 in few commits. Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Message-Id: <20210104221154.3127610-9-f4bug@amsat.org>
This commit is contained in:
1 parent
f395cef765
commit
4d1524d2ce
1 file changed
+1
-2
@@ -19,7 +19,6 @@
|
||||
#define ISA_MIPS32 0x0000000000000020ULL
|
||||
#define ISA_MIPS32R2 0x0000000000000040ULL
|
||||
#define ISA_MIPS32R3 0x0000000000000200ULL
|
||||
#define ISA_MIPS64R3 0x0000000000000400ULL
|
||||
#define ISA_MIPS32R5 0x0000000000000800ULL
|
||||
#define ISA_MIPS64R5 0x0000000000001000ULL
|
||||
#define ISA_MIPS32R6 0x0000000000002000ULL
|
||||
@@ -81,7 +80,7 @@
|
||||
|
||||
/* MIPS Technologies "Release 3" */
|
||||
#define CPU_MIPS32R3 (CPU_MIPS32R2 | ISA_MIPS32R3)
|
||||
#define CPU_MIPS64R3 (CPU_MIPS64R2 | CPU_MIPS32R3 | ISA_MIPS64R3)
|
||||
#define CPU_MIPS64R3 (CPU_MIPS64R2 | CPU_MIPS32R3)
|
||||
|
||||
/* MIPS Technologies "Release 5" */
|
||||
#define CPU_MIPS32R5 (CPU_MIPS32R3 | ISA_MIPS32R5)
|
||||
|
||||
Reference in new issue
Block a user