update core

This commit is contained in:
Logan McNaughton committed 2022-07-18 19:12:36 -06:00
1 parent c98d027ad3
commit 29458b2c6e
4 files changed
+13 -11

No files matched your search

@@ -121,7 +121,7 @@ unsigned int add_random_interrupt_time(struct r4300_core* r4300)
#else
value = rand();
#endif
return value % 0x40;
return value % 0x100;
} else
return 0;
}
+3 -1
View File
@@ -1525,13 +1525,15 @@ m64p_error main_run(void)
else
disable_extra_mem = ConfigGetParamInt(g_CoreConfig, "DisableExtraMem");
rdram_size = (disable_extra_mem == 0) ? 0x800000 : 0x400000;
si_dma_duration = ConfigGetParamInt(g_CoreConfig, "SiDmaDuration");
if (si_dma_duration < 0)
si_dma_duration = ROM_SETTINGS.sidmaduration;
if (si_dma_duration != DEFAULT_SI_DMA_DURATION)
randomize_interrupt = 0; // Disable interrupt randomness if a specific SI DMA is set
rsp_delay_time = ROM_SETTINGS.rspdelaytime;
uint32_t count_per_op; //UNUSED
-9
View File
@@ -46,15 +46,6 @@
#define CHUNKSIZE 1024*128 /* Read files 128KB at a time. */
/* by default, extra mem is enabled */
enum { DEFAULT_DISABLE_EXTRA_MEM = 0 };
/* Default SI DMA duration */
enum { DEFAULT_SI_DMA_DURATION = 0x3000 };
/* Default AI DMA modifier */
enum { DEFAULT_AI_DMA_MODIFIER = 100 };
/* Default RSP delay time */
enum { DEFAULT_RSP_DELAY_TIME = 2000 };
static romdatabase_entry* ini_search_by_md5(md5_byte_t* md5);
static _romdatabase g_romdatabase;
+9
View File
@@ -133,6 +133,15 @@ typedef struct
#define ROMDATABASE_ENTRY_AIDMAMODIFIER BIT(13)
#define ROMDATABASE_ENTRY_RSPDELAYTIME BIT(14)
/* by default, extra mem is enabled */
enum { DEFAULT_DISABLE_EXTRA_MEM = 0 };
/* Default SI DMA duration */
enum { DEFAULT_SI_DMA_DURATION = 4000 };
/* Default AI DMA modifier */
enum { DEFAULT_AI_DMA_MODIFIER = 100 };
/* Default RSP delay time */
enum { DEFAULT_RSP_DELAY_TIME = 2000 };
typedef struct _romdatabase_search
{
romdatabase_entry entry;