Files
ppsspp/Core
fp64 3f154fb24e Implement (hopefully) bitwise-exact vmul/vdiv
See https://github.com/hrydgard/ppsspp/issues/21070#issuecomment-4621393701
for details.

The implementation is not wired to anything currently, this is
just for reference purposes.

The alternative FTZ logic from
https://github.com/hrydgard/ppsspp/issues/21070#issuecomment-4642348708
is not implemented (i.e. this uses original double-based logic).

Also fixes space->tab for `vfpu_dot`.
2026-06-11 16:40:06 +03:00
..
2026-06-02 11:15:08 +02:00
2025-05-31 18:25:55 +02:00
2025-08-31 13:37:43 +02:00
2026-04-07 20:52:38 -06:00
2026-04-07 20:52:38 -06:00
2026-05-19 13:59:04 +02:00
2026-06-02 17:16:45 +02:00
2025-10-27 12:20:24 +01:00