Henrik Rydgard
|
2cbfb192c4
|
IR: Lots more VFPU support, some with SIMD
|
2016-05-12 12:17:25 +02:00 |
|
Henrik Rydgard
|
219548b8e2
|
Prefix prep
|
2016-05-11 00:16:07 +02:00 |
|
Henrik Rydgard
|
b3dd36982f
|
Prefix prep
|
2016-05-10 23:14:26 +02:00 |
|
Henrik Rydgard
|
db1d1ff9fd
|
IR: Merge the FPU and VFPU instruction sets, no reason to keep them apart
|
2016-05-10 22:55:27 +02:00 |
|
Henrik Rydgard
|
45efcda6b1
|
IR: Some more VFPU
|
2016-05-10 21:50:08 +02:00 |
|
Henrik Rydgard
|
558bb197c7
|
More VFPU
|
2016-05-09 23:47:56 +02:00 |
|
Henrik Rydgard
|
a5d5c5ce2b
|
Do the voffset remapping before the IR. This will let us easily add some virtual VFPU registers for the IR to the end, plus it's slightly faster.
|
2016-05-09 22:40:59 +02:00 |
|
Henrik Rydgard
|
e806c369b2
|
Separate the IR frontend from the IR "Jit"
|
2016-05-09 19:57:18 +02:00 |
|
Henrik Rydgard
|
3eb5480ade
|
Initial VFPU
|
2016-05-08 13:32:22 +02:00 |
|
Henrik Rydgard
|
d399c4a470
|
Initial commit for IRJit
|
2016-05-07 13:58:29 +02:00 |
|