Henrik Rydgård
ca7480fa55
Bump rcheevos submodule to latest.
2023-10-03 14:57:27 +02:00
Henrik Rydgård
f94442d1b3
Merge pull request #18297 from hrydgard/block-transfer-stat
...
Add a block transfer GPU stat, remove a redundant one
2023-10-03 14:48:41 +02:00
Henrik Rydgård
226d25721a
Add a block transfer GPU stat, remove a redundant one
2023-10-03 13:15:55 +02:00
Henrik Rydgård
7a2f30803d
Merge pull request #18296 from hrydgard/startup-perf
...
Startup and tex-replacement performance fixes
2023-10-03 13:06:41 +02:00
Henrik Rydgård
d07c3c5148
Fix main-thread stalls due to decimate during replacement texture loading
2023-10-03 12:17:43 +02:00
Henrik Rydgård
20c13f3b4c
Do the Vulkan check as early as possible
2023-10-03 12:17:43 +02:00
Henrik Rydgård
c4e2ad37ff
Windows: Avoid loading shell libraries during startup.
2023-10-03 12:17:43 +02:00
Henrik Rydgård
4f43dac04d
Merge pull request #18286 from hrydgard/drawengine-refactor
...
DrawEngine refactor, quickly merge non-indexed consecutive draws
2023-10-03 12:17:34 +02:00
Henrik Rydgård
af7efe4b5d
Fix. Need to flush soft-skinned vertices when changing vertex format.
2023-10-03 11:01:37 +02:00
Henrik Rydgård
200575b2bc
Allow the new optimization through redundant VADDR instructions, very common
2023-10-03 11:01:37 +02:00
Henrik Rydgård
3aa0f5b543
A bit more
2023-10-03 11:01:37 +02:00
Henrik Rydgård
4d95250052
Optimize further
2023-10-03 11:01:37 +02:00
Henrik Rydgård
0260aebc26
Implement fast-path for merging non-indexed draws quickly.
2023-10-03 11:01:37 +02:00
Henrik Rydgård
e63bb0459c
Add a new stat, so we can see per game if the optimization has an effect
2023-10-03 11:01:37 +02:00
Henrik Rydgård
1c49d5718c
Add an offset field that we'll need later
2023-10-03 11:01:37 +02:00
Henrik Rydgård
92ffef2626
Remove some state from IndexGenerator, fix bugs. Mostly works except vertex cache.
2023-10-03 11:01:37 +02:00
Henrik Rydgård
9b411af1f5
It's running.
2023-10-03 11:01:37 +02:00
Henrik Rydgård
6a2e5dd7f7
Merge pull request #18291 from hrydgard/cache-refresh-rate
...
Reduce refresh rate checks on Windows
2023-10-03 11:01:11 +02:00
Henrik Rydgård
e39980fc73
Reduce refresh rate checks.
...
These turned out to be unexpectedly expensive, so cache the value and
also try to check it a bit less.
2023-10-03 11:00:47 +02:00
Henrik Rydgård
bd760b9115
Merge pull request #18217 from hrydgard/gles-simplify-disk-cache
...
Simplify disk-cache-load on GLES as well, for the same reasons as #18216
2023-10-03 10:39:27 +02:00
Henrik Rydgård
7c184a7e1c
Merge pull request #18289 from fp64/sse2-vfpu-dot
...
Add SSE2 version of vfpu_dot
2023-10-03 10:39:10 +02:00
Henrik Rydgård
cd0b4fce48
Merge pull request #18293 from unknownbrackets/x86-ir
...
x86: Fix 32-bit IR jit block entry
2023-10-03 07:24:30 +02:00
Unknown W. Brackets
521335cb2a
x86: Fix 32-bit IR jit block entry.
2023-10-02 20:26:07 -07:00
fp64
49ac4c6774
Clarify
2023-10-02 14:05:49 -04:00
fp64
23e2d0f797
Add SSE2 version of vfpu_dot
...
See #18249 . Speedup for this function ranges 10%..100%,
depending on system. Updated verification and speed measurements:
https://godbolt.org/z/W1z3sj6hz
2023-10-02 12:53:30 -04:00
Henrik Rydgård
008055d242
Prevent duplicate alternate-speed status messages
2023-10-01 18:00:04 +02:00
Henrik Rydgård
b85f7e28a9
Merge pull request #18284 from hrydgard/prim-flush-fix
...
Execute_Prim: Minor fixes and cleanups
2023-10-01 17:50:21 +02:00
Henrik Rydgård
76ad3dec4d
Revert unclear optimization
2023-10-01 16:43:33 +02:00
Henrik Rydgård
bd931f9cbe
Additional minor cleanups
2023-10-01 14:31:46 +02:00
Henrik Rydgård
3cef04f885
Fix incorrect flushing behavior in the prim sequencer, small optimization
2023-10-01 14:23:34 +02:00
Henrik Rydgård
a2fe906534
Micro-optimization: Don't need to check drawcalls for 0. Extract shared expression. Yes I checked assembly.
2023-10-01 14:10:19 +02:00
Henrik Rydgård
52ad0d0335
Minor cleanup in Prim()
2023-10-01 13:57:41 +02:00
Henrik Rydgård
db805cc4cc
Merge pull request #18282 from unknownbrackets/ir-compiling
...
Improve IR compilation performance
2023-10-01 11:34:27 +02:00
Henrik Rydgård
7bb7c2f28a
Merge pull request #18279 from unknownbrackets/arm64-ir-transfer
...
arm64jit: Implement reg lane transfers in IR
2023-10-01 11:31:19 +02:00
Henrik Rydgård
74430ae9d7
Merge pull request #18283 from unknownbrackets/hle-helper
...
Thread: Reduce thread stop freeing on shutdown
2023-10-01 11:11:35 +02:00
Henrik Rydgård
8bdcd89b77
Merge pull request #18281 from unknownbrackets/irjit-regcache
...
irjit: Fix regcache disable for FPRs
2023-10-01 11:10:50 +02:00
Henrik Rydgård
4d62b4c50d
Merge pull request #18280 from unknownbrackets/debugger-state-load
...
Debugger: Improve savestate load performance
2023-10-01 11:10:04 +02:00
Henrik Rydgård
9389456e56
Merge pull request #18277 from unknownbrackets/symbolmap-skip-zz
...
Debugger: Ignore func imports in ppmap files
2023-10-01 07:24:02 +02:00
Henrik Rydgård
86f3c1ca9e
Merge pull request #18278 from unknownbrackets/arm64-vertexjit
...
arm64jit: Skip unnecessary const load w/4 weights
2023-10-01 07:23:16 +02:00
Unknown W. Brackets
0a4f1dc49b
Thread: Reduce thread stop freeing on shutdown.
...
Seeing errors for helper threads not existing, so let's try skipping
delete on shutdown. They already get freed anyway.
2023-09-30 16:52:01 -07:00
Henrik Rydgård
4bde384aaf
Merge pull request #18276 from unknownbrackets/ui-axis-crash
...
UI: Fix crash on input with no screens
2023-10-01 01:01:17 +02:00
Unknown W. Brackets
cd46f0b4cb
irjit: Cache IR metadata lookups.
...
This improves compilation performance, because all those lookups were
adding up.
2023-09-30 15:56:53 -07:00
Unknown W. Brackets
00c80cea6e
irjit: Optimize offset logging during compile.
...
As I guessed, this was expensive. using a vector and reserve isn't very.
It's nice to keep this before logBlocks_ is > 0, in case it's set mid
block.
2023-09-30 15:56:18 -07:00
Unknown W. Brackets
4e0761b104
irjit: Fix regcache disable for FPRs.
2023-09-30 15:54:54 -07:00
Unknown W. Brackets
0668a60406
Debugger: Improve savestate load performance.
2023-09-30 15:53:41 -07:00
Unknown W. Brackets
4380bf9787
arm64jit: Optimize transfers to vec4 better.
2023-09-30 15:44:53 -07:00
Unknown W. Brackets
cb835295c8
arm64jit: Implement reg lane transfers.
2023-09-30 15:44:41 -07:00
Unknown W. Brackets
e79e0e21ad
arm64jit: Skip unnecessary const load w/4 weights.
2023-09-30 15:41:56 -07:00
Unknown W. Brackets
847a87f164
UI: Fix crash on input with no screens.
2023-09-30 15:31:00 -07:00
Unknown W. Brackets
9844422fc8
Debugger: Ignore func imports in ppmap files.
2023-09-30 15:25:48 -07:00
Henrik Rydgård