preserve-emulation/ppsspp
1
0 Fork 0
mirror of https://github.com/hrydgard/ppsspp.git synced 2026-11-12 09:09:29 +01:00
Code Issues Packages Projects Releases Wiki Activity
27,588 Commits 83 Branches 131 Tags
aebbff55f12bb4beb07d904bb194a8c339ee94de
Commit Graph
27588 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Henrik Rydgård d4e45f4e0a Merge pull request #8737 from unknownbrackets/travis 
Split the Android travis build into each ABI
 2016-05-14 20:14:00 +02:00
Unknown W. Brackets 9cda186f4b Remove __TIME__ from Log.h. 
This seems to cause more ccache misses, and I don't think it's terribly
useful really.
 2016-05-14 10:40:21 -07:00
Unknown W. Brackets f8f93efc0e Split the Android travis build into each ABI. 
This will create more builds, but we can cache them uniquely, and they
will complete faster.
 2016-05-14 10:40:21 -07:00
Henrik Rydgård 8f430e9631 Merge pull request #8736 from unknownbrackets/ir-clear 
Clear emuhacks on IR block destroy and save state
 2016-05-14 18:51:39 +02:00
Unknown W. Brackets 1f28d802a3 FreeBSD buildfix. 
We need Common to have the right _M_SSE define.  Also, let's not define
SSE4 until we need it, since we might need ifs.
 2016-05-14 09:06:56 -07:00
Unknown W. Brackets e37777648e jit-ir: Restore emuhacks before saving state. 
Let's just ask jit to do this, not its block cache directly.
 2016-05-14 08:59:44 -07:00
Unknown W. Brackets b74df87db0 jit-ir: Clear emuhacks on block destroy. 2016-05-14 08:40:53 -07:00
Henrik Rydgard 51bcb02921 Minor vulkan updates to match the latest SDK/validator 2016-05-14 16:29:40 +02:00
Henrik Rydgard 0541fe36df Symbian buildfix, fix for fpu test 2016-05-14 15:26:43 +02:00
Henrik Rydgard b612806ee4 Remove accidentally added file 2016-05-14 14:32:43 +02:00
Henrik Rydgard 64eda6a4ec IR: Split Syscall into Syscall and ExitToPC, so we can put ApplyRoundingMode in between. 2016-05-14 14:32:22 +02:00
Henrik Rydgård cc1a16b0e0 Merge pull request #8725 from hrydgard/ir-jit 
IR Interpreter
 2016-05-14 14:01:59 +02:00
Henrik Rydgard 91bc3c31a5 Warning fixes 2016-05-14 14:01:27 +02:00
Henrik Rydgard 7a7c3b9b9f More VFPU, vmmul thoughts 2016-05-14 14:00:01 +02:00
Henrik Rydgård 042dcc170f Merge pull request #8735 from hrydgard/ir-jit-test 
Buildfixes + Travis caching
 2016-05-14 11:17:55 +02:00
Unknown W. Brackets e2aca38f8b Try enabling Travis caching. 2016-05-14 02:13:17 -07:00
Unknown W. Brackets efc8a8e353 Hack to make Symbian build. 2016-05-13 23:56:17 -07:00
Unknown W. Brackets b7224e269c Qt: Remove CPU core option from menu. 
We've removed on Windows too, and this fixes a build error.
 2016-05-13 23:56:16 -07:00
Henrik Rydgard b7091a8f5d Simplifications and fixes 2016-05-13 21:02:23 +02:00
Henrik Rydgard 5923013d65 Simple workaround for timing issue with coreState after syscall. 
Also fixes off by one in ForceCheck.
 2016-05-13 20:21:19 +02:00
Henrik Rydgard 5b2504120d Optimize some common prefixes 2016-05-13 20:15:20 +02:00
Henrik Rydgard 91a6cf5e44 Add a couple more passes (2-op, optimize f<->v fp moves) 2016-05-13 20:14:03 +02:00
Henrik Rydgard f636b2a315 Minor build and other fixes 2016-05-13 19:31:27 +02:00
Henrik Rydgård fc9159fbda Merge pull request #8733 from unknownbrackets/ir-jit 
jit-ir: Optimize out beql; break; sequences
 2016-05-13 17:06:23 +02:00
Unknown W. Brackets 066b0b7fdf jit-ir: Optimize out beql; break; sequences. 
These are often used following divs, and are harmless.  Things get a bit
easier if we just never compile them.
 2016-05-13 07:59:39 -07:00
Henrik Rydgård 49b133971c Merge pull request #8732 from unknownbrackets/ir-jit 
Add a pass to remove temporary regs
 2016-05-13 10:11:13 +02:00
Unknown W. Brackets 7b43e0e59d jit-ir: Add nan/inf compares. 
Without this, Gods Eater Burst crashes before going in game.
 2016-05-12 22:53:21 -07:00
Unknown W. Brackets 9e3572dc63 jit-ir: Improve vidt to handle more cases. 2016-05-12 22:40:26 -07:00
Unknown W. Brackets f52120353b jit-ir: Apply prefixes for vector init ops. 
Without this, Gods Eater Burst is horribly broken.
 2016-05-12 22:29:31 -07:00
Unknown W. Brackets c11c0465de jir-ir: Correct vftm SIMD regs. 2016-05-12 21:29:58 -07:00
Unknown W. Brackets 1ddb2fbfb9 jit-ir: Fix non-SSE Vec4Scale. 2016-05-12 21:02:56 -07:00
Unknown W. Brackets 57b3dbff7e jit-ir: Avoid flushing on a few Vec4 ops. 2016-05-12 21:01:46 -07:00
Unknown W. Brackets a8126ca132 jit-ir: Add some missing CONDITIONAL_DISABLEs. 2016-05-12 20:56:47 -07:00
Unknown W. Brackets 29ed8d2201 jit-ir: ExitToReg doesn't write to registers. 2016-05-12 18:34:27 -07:00
Unknown W. Brackets 9f183c97ba jit-ir: Prevent reading ahead for each reg write. 2016-05-12 18:30:55 -07:00
Unknown W. Brackets d06c6c080c jit-ir: Expand unused regs to regular GPRs. 2016-05-12 18:30:55 -07:00
Unknown W. Brackets 99468c6fc1 jit-ir: Optimize out unused temp regs. 
This way, if constants have made the temp obsolete (common with ins, for
example), it won't even get set anymore.
 2016-05-12 18:30:53 -07:00
Henrik Rydgard 7268abec61 IR: vcmp, vcmov, vhdp 2016-05-12 22:35:31 +02:00
Henrik Rydgard 1851458628 Bugfixes 2016-05-12 20:28:59 +02:00
Henrik Rydgard c69a8c07dc Forgot this 2016-05-12 20:20:59 +02:00
Henrik Rydgard 850d0abc91 IR: More VFPU. Support normal fp compares. 2016-05-12 20:16:15 +02:00
Henrik Rydgard 182674cddf IR: SIMD another matrix orientation. Fix various issues. 2016-05-12 13:10:26 +02:00
Henrik Rydgard cb251ea93f Crashfix in savestate (hmmmm...) 2016-05-12 12:18:12 +02:00
Henrik Rydgard 2cbfb192c4 IR: Lots more VFPU support, some with SIMD 2016-05-12 12:17:25 +02:00
Henrik Rydgard 219548b8e2 Prefix prep 2016-05-11 00:16:07 +02:00
Henrik Rydgard b3dd36982f Prefix prep 2016-05-10 23:14:26 +02:00
Henrik Rydgard db1d1ff9fd IR: Merge the FPU and VFPU instruction sets, no reason to keep them apart 2016-05-10 22:55:27 +02:00
Henrik Rydgard 45efcda6b1 IR: Some more VFPU 2016-05-10 21:50:08 +02:00
Henrik Rydgard 558bb197c7 More VFPU 2016-05-09 23:47:56 +02:00
Henrik Rydgard a5d5c5ce2b Do the voffset remapping before the IR. This will let us easily add some virtual VFPU registers for the IR to the end, plus it's slightly faster. 2016-05-09 22:40:59 +02:00