Henrik Rydgård
ba148e5ec7
JIT/IRJit: Delete an old "function preloading" experiment
...
This caused some confusion while trying to debug #20502
2025-06-11 15:45:18 +02:00
Henrik Rydgård
962bd8239d
Remove more excessive error reporting.
2025-03-02 02:28:45 +01:00
Henrik Rydgård
83af54950f
Move more core-related stuff into Core.cpp/h
2024-12-08 11:54:58 +01:00
Henrik Rydgård
96c4a10e8c
Add two new core states, rename RUNNING to RUNNING_CPU and similar for stepping.
2024-12-01 21:04:21 +01:00
Henrik Rydgård
0e6fc8e0e3
Assorted warning fixes
2024-11-28 15:02:26 +01:00
Henrik Rydgård
7992ff4627
Make CBreakpoints an object
2024-11-25 00:22:53 +01:00
Henrik Rydgård
d3e9398cb3
Split Core_EnableStepping into Core_Break and Core_Resume
2024-11-03 17:53:42 +01:00
Henrik Rydgård
85e7ff7ac3
Target->Native renaming. More intuitive (at least to me)
2024-07-22 01:24:34 +02:00
Henrik Rydgård
9d36a08ec4
Some renaming, remove a gross hack
2024-07-21 19:12:51 +02:00
Henrik Rydgård and GitHub
e01ca5b057
Logging API change (refactor) ( #19324 )
...
* Rename LogType to Log
* Explicitly use the Log:: enum when logging. Allows for autocomplete when editing.
* Mac/ARM64 buildfix
* Do the same with the hle result log macros
* Rename the log names to mixed case while at it.
* iOS buildfix
* Qt buildfix attempt, ARM32 buildfix
2024-07-14 14:42:59 +02:00
Henrik Rydgård
5526ef012c
Store IR instructions in a large arena vector instead of loosely in each block.
2024-06-07 09:28:27 +02:00
Henrik Rydgård
e75e7a0e43
Add an optimizeForInterpreter flag
2024-05-26 13:41:31 +02:00
Henrik Rydgård
0e57cf30c7
ARM64: Disable the JIT implementation of the vh2f instruction, not accurate
2024-04-29 11:32:54 +02:00
Henrik Rydgård
126d88ecfc
Back out clearly inconsequential/useless .reserve() calls
2023-12-29 08:27:56 +01:00
Henrik Rydgård and GitHub
e5af1f8bd0
Merge pull request #18560 from unknownbrackets/replacement-slice
...
HLE: Slice the very slow memset/memcpy variants
2023-12-17 12:35:48 +01:00
Unknown W. Brackets
053831bf4d
HLE: Add mechanics for sliced replacements.
2023-12-16 09:08:58 -08:00
Herman Semenov
b871e76d05
[Core/Debugger/FileLoaders/FileSystems/MIPS] Using reserve if possible
2023-12-15 13:59:19 +03:00
Unknown W. Brackets
2a24c99441
arm64jit: Correct FlushBeforeCall pairing.
...
Oops, some silly mistakes here.
2023-10-14 20:54:40 -07:00
Unknown W. Brackets
b85b0476b9
arm64jit: Correct vdot vec4 mapping.
2023-10-14 20:54:40 -07:00
Henrik Rydgård and GitHub
db805cc4cc
Merge pull request #18282 from unknownbrackets/ir-compiling
...
Improve IR compilation performance
2023-10-01 11:34:27 +02:00
Unknown W. Brackets
00c80cea6e
irjit: Optimize offset logging during compile.
...
As I guessed, this was expensive. using a vector and reserve isn't very.
It's nice to keep this before logBlocks_ is > 0, in case it's set mid
block.
2023-09-30 15:56:18 -07:00
Unknown W. Brackets
4380bf9787
arm64jit: Optimize transfers to vec4 better.
2023-09-30 15:44:53 -07:00
Unknown W. Brackets
cb835295c8
arm64jit: Implement reg lane transfers.
2023-09-30 15:44:41 -07:00
Henrik Rydgård
84d0236bf4
Comment fixes
2023-09-27 12:31:17 +02:00
Henrik Rydgård and GitHub
d6a8bfdf3e
Merge pull request #18249 from unknownbrackets/arm64jit-vcrsp
...
arm64jit: Avoid fused multiplies in vcrsp.t
2023-09-27 08:49:01 +02:00
Unknown W. Brackets
ded18ff237
arm64jit: Avoid fused multiplies in vcrsp.t.
...
With this change, issues in Harvest Moon with teleporting animals seem to
disappear. It was causing some differences in signs of zeros in results,
and slightly different result values.
2023-09-26 20:09:02 -07:00
Henrik Rydgård
51d5026792
WriteExit: Assert on bad exit numbers
2023-09-26 19:39:48 +02:00
Henrik Rydgård and GitHub
9fffa33eee
Merge pull request #18234 from unknownbrackets/x86-ir-transfer
...
x86jit: Perform vector transfers instead of flushing to memory
2023-09-26 09:28:05 +02:00
Unknown W. Brackets
9b2fa46861
IR: Add mini native jit MIPS block profiler.
2023-09-24 23:04:29 -07:00
Unknown W. Brackets
88b6442527
irjit: Add facility for native reg transfer.
2023-09-24 16:28:29 -07:00
Henrik Rydgård and GitHub
06a1f0b72c
Merge pull request #18226 from unknownbrackets/x86-ir-breakpoints
...
x86jit: Improve memory breakpoint speed
2023-09-25 00:47:22 +02:00
Unknown W. Brackets
7d0f2e43b6
irjit: Fix safety of kernel bit memory addresses.
2023-09-24 10:18:55 -07:00
Unknown W. Brackets
decccf199a
x86jit: Flush floats together if possible.
2023-09-24 08:01:05 -07:00
Unknown W. Brackets
772b3ff7b8
arm64jit: Tweak memchecks.
2023-09-24 07:42:11 -07:00
Unknown W. Brackets
e433a8be4a
arm64jit: Speed up memchecks, add validation.
2023-09-24 07:42:11 -07:00
Henrik Rydgård and GitHub
ac3139b8ee
Merge pull request #18213 from unknownbrackets/x86-ir-fcmp
...
IR: Improve fcmp/vfpu compare jit
2023-09-24 09:29:14 +02:00
Unknown W. Brackets
15f01b13a2
x86jit: Small tweak for SltU zero, x.
2023-09-23 22:00:38 -07:00
Unknown W. Brackets
14e2e1ed62
x64jit: Optimize FCmpVfpuAggregate.
2023-09-23 14:31:46 -07:00
Henrik Rydgård
e64d1e94fe
add reporting to the invalid replacement op
2023-09-23 11:39:20 +02:00
Henrik Rydgård
8fc01e37d9
Check for bad indices in GetReplacementFunc to avoid crashes
2023-09-23 10:09:55 +02:00
Henrik Rydgård
8a90e94e74
Add an assert to try to track down a mysterious reported crash.
2023-09-21 12:08:16 +02:00
Unknown W. Brackets
7a5cdafdf3
arm64jit: Implement convert/int conversions.
2023-09-08 00:03:12 -07:00
Unknown W. Brackets
b698c673a8
arm64jit: Implement FSat.
2023-09-08 00:03:12 -07:00
Unknown W. Brackets
c523273d51
arm64jit: Implement vector unpacks.
2023-09-08 00:03:12 -07:00
Unknown W. Brackets
e03ae26d20
arm64jit: Implement vuc2i.
2023-09-08 00:02:53 -07:00
Unknown W. Brackets
a21a882add
arm64jit: Implement a few vector ops.
2023-09-08 00:02:53 -07:00
Unknown W. Brackets
a8f81b4289
arm64jit: Add breakpoints/memchecks.
2023-09-08 00:02:53 -07:00
Henrik Rydgård and GitHub
0a234df037
Merge pull request #18089 from unknownbrackets/arm64jit-float
...
arm64jit: Implement VFPU compare, trig, couple others
2023-09-08 08:33:22 +02:00
Unknown W. Brackets
5617d08620
arm64jit: Remove unused variable.
2023-09-07 17:26:30 -07:00
Nemoumbra
0faa1109d2
Included <algorithm> for std::min
2023-09-07 12:14:36 +03:00