preserve-emulation/ppsspp
1
0 Fork 0
mirror of https://github.com/hrydgard/ppsspp.git synced 2026-10-08 20:16:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #7260 from unknownbrackets/jit-minor

Browse Source 
armjit: Fix vfad/vavg sign for -0.000
This commit is contained in:
Henrik Rydgård committed 2015-01-03 20:35:10 +01:00
2 parents 5fffe53671 ab978b1eb1
commit 8a72fe3cb1
2 files changed
+8 -4
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

Core/MIPS/ARM/ArmCompVFPU.cpp
+3 -2
View File
@@ -663,8 +663,9 @@ namespace MIPSComp
if (is_vavg) {
MOVI2F(S1, vavg_table[n - 1], R0);
}
VMOV(S0, fpr.V(sregs[0]));
for (int i = 1; i < n; i++) {
// Have to start at +0.000 for the correct sign.
MOVI2F(S0, 0.0f, SCRATCHREG1);
for (int i = 0; i < n; i++) {
// sum += s[i];
VADD(S0, S0, fpr.V(sregs[i]));
}
Core/MIPS/ARM/ArmCompVFPUNEON.cpp
+5 -2
View File
@@ -1069,6 +1069,7 @@ void ArmJit::CompNEON_Vhoriz(MIPSOpcode op) {
switch ((op >> 16) & 31) {
case 6: // vfad
{
VMOV_neon(F_32, D1, 0.0f);
MappedRegs r = NEONMapDirtyIn(op, V_Single, sz);
switch (sz) {
case V_Pair:
@@ -1079,12 +1080,14 @@ void ArmJit::CompNEON_Vhoriz(MIPSOpcode op) {
VADD(F_32, r.vd, D0, D_1(r.vs));
break;
case V_Quad:
VADD(F_32, R0, D_0(r.vs), D_1(r.vs));
VPADD(F_32, r.vd, R0, R0);
VADD(F_32, D0, D_0(r.vs), D_1(r.vs));
VPADD(F_32, r.vd, D0, D0);
break;
default:
;
}
// This forces the sign of -0.000 to +0.000.
VADD(F_32, r.vd, r.vd, D1);
break;
}