Paolo Bonzini
bf13bfab08
i386: implement IGNNE
...
Change the handling of port F0h writes and FPU exceptions to implement IGNNE.
The implementation mixes a bit what the chipset and processor do in real
hardware, but the effect is the same as what happens with actual FERR#
and IGNNE# pins: writing to port F0h asserts IGNNE# in addition to lowering
FP_IRQ; while clearing the SE bit in the FPU status word deasserts IGNNE#.
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com >
2019-10-26 15:38:07 +02:00
..
2019-10-15 18:34:44 -03:00
2018-07-16 16:13:34 +02:00
2019-06-10 07:03:42 -07:00
2019-06-10 07:03:34 -07:00
2019-08-21 13:24:01 +02:00
2019-10-26 15:38:02 +02:00
2019-10-26 15:38:07 +02:00
2019-08-16 13:37:36 +02:00
2019-10-26 15:38:07 +02:00
2019-06-12 13:20:20 +02:00
2019-08-16 13:37:36 +02:00
2019-05-13 08:58:55 +02:00
2019-05-13 08:58:55 +02:00
2019-01-11 15:46:55 +01:00
2019-01-11 13:57:24 +01:00
2019-05-13 08:58:55 +02:00
2018-06-01 14:15:10 +02:00
2018-02-13 11:44:13 +01:00
2019-10-04 18:49:18 +02:00
2019-05-22 12:38:54 -04:00
2019-10-22 09:38:42 +02:00
2019-07-05 22:16:46 +02:00
2019-06-21 02:29:38 +02:00
2018-10-19 13:44:14 +02:00
2019-05-22 12:38:54 -04:00
2019-07-19 18:01:47 +02:00
2019-06-12 13:20:20 +02:00
2019-10-23 17:50:27 +02:00
2019-10-23 17:50:27 +02:00
2019-03-11 16:33:49 +01:00
2019-06-10 07:03:34 -07:00
2019-06-10 07:03:42 -07:00
2019-08-16 13:31:51 +02:00
2019-08-20 17:26:20 +02:00
2019-06-10 07:03:42 -07:00
2019-08-16 13:31:51 +02:00
2019-06-12 13:20:20 +02:00
2019-08-16 13:37:36 +02:00
2019-06-10 07:03:42 -07:00
2019-06-10 07:03:42 -07:00
2018-07-02 15:41:18 +02:00
2019-03-22 16:18:07 +00:00
2019-09-03 08:30:38 -07:00
2019-06-12 13:20:20 +02:00
2019-09-26 19:00:53 +01:00
2019-06-12 13:20:20 +02:00