preserve-emulation/simple64
1
0
Fork 0
mirror of https://github.com/simple64/simple64.git synced 2026-07-25 08:04:00 +02:00
Code Issues Packages Projects Releases Wiki Activity

update parallel rsp

Browse Source
This commit is contained in:
Logan McNaughton
2022-09-14 09:44:43 -06:00
parent 74496d1383
commit bef8c4be22
4 changed files with 20 additions and 28 deletions
Download Patch File Download Diff File Expand all files Collapse all files
parallel-rsp/parallel.cpp
+1 -14
View File
@@ -43,8 +43,6 @@ RSP::CPU cpu;
#else
RSP::JIT::CPU cpu;
#endif
uint32_t MFC0_count[32];
uint32_t SP_STATUS_TIMEOUT;
} // namespace RSP
extern "C"
@@ -86,15 +84,13 @@ extern "C"
// Run CPU until we either break or we need to fire an IRQ.
RSP::cpu.get_state().pc = *RSP::rsp.SP_PC_REG & 0xfff;
RSP::cpu.get_state().instruction_count = 0;
RSP::cpu.get_state().did_mfc0 = 0;
#ifdef INTENSE_DEBUG
fprintf(stderr, "RUN TASK: %u\n", RSP::cpu.get_state().pc);
log_rsp_mem_parallel();
#endif
for (auto &count : RSP::MFC0_count)
count = 0;
while (!(*RSP::rsp.SP_STATUS_REG & SP_STATUS_HALT))
{
auto mode = RSP::cpu.run();
@@ -106,12 +102,6 @@ extern "C"
*RSP::rsp.SP_PC_REG = (RSP::cpu.get_state().pc & 0xffc);
// From CXD4.
if (*RSP::rsp.SP_STATUS_REG & SP_STATUS_BROKE)
return RSP::cpu.get_state().instruction_count * 1.5; // Converting RCP clock rate to CPU clock rate
else if (*RSP::cpu.get_state().cp0.irq & 1)
RSP::rsp.CheckInterrupts();
return RSP::cpu.get_state().instruction_count * 1.5; // Converting RCP clock rate to CPU clock rate
}
@@ -174,9 +164,6 @@ extern "C"
*cr[RSP::CP0_REGISTER_SP_STATUS] = SP_STATUS_HALT;
RSP::cpu.get_state().cp0.irq = RSP::rsp.MI_INTR_REG;
// From CXD4.
RSP::SP_STATUS_TIMEOUT = 256;
RSP::cpu.set_dmem(reinterpret_cast<uint32_t *>(Rsp_Info.DMEM));
RSP::cpu.set_imem(reinterpret_cast<uint32_t *>(Rsp_Info.IMEM));
RSP::cpu.set_rdram(reinterpret_cast<uint32_t *>(Rsp_Info.RDRAM));