preserve-emulation/ppsspp
1
0 Fork 0
mirror of https://github.com/hrydgard/ppsspp.git synced 2026-11-13 17:49:29 +01:00
Code Issues Packages Projects Releases Wiki Activity
47,140 Commits 84 Branches 131 Tags
435033e439541b72686a8305894de44fe9efbcdb
Commit Graph
47140 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Henrik Rydgård cd78097e74 Allow dismissing notifications by touching/clicking them. 
Fixes #18040

Might do something more elegant in the future.
 2023-09-04 10:01:07 +02:00
Unknown W. Brackets 494aab62fc Merge pull request #18063 from unknownbrackets/arm64-ir-float 
arm64jit: Add some initial float and vec4 ops
 2023-09-04 00:08:08 -07:00
Unknown W. Brackets 5134b7eedb Merge pull request #18064 from unknownbrackets/arm64-ir-exit 
arm64jit: Implement exits and a few system ops
 2023-09-04 00:07:13 -07:00
Unknown W. Brackets 85b80bc9e5 arm64jit: Implement load/store in IR. 2023-09-04 00:04:36 -07:00
Henrik Rydgård 15873523ba Merge pull request #18062 from unknownbrackets/irjit-meta 
irjit: Correct metadata on Vec2 packing ops
 2023-09-04 07:53:39 +02:00
Unknown W. Brackets ccee8e41ee arm64jit: Implement exits. 2023-09-03 21:16:08 -07:00
Unknown W. Brackets e02426cbbf arm64jit: Implement some system ops. 2023-09-03 21:16:08 -07:00
Unknown W. Brackets 0933381b9e arm64jit: Add some simple vec4 ops. 2023-09-03 21:14:58 -07:00
Unknown W. Brackets 87b9633258 arm64jit: Add some simple float ops. 2023-09-03 21:14:58 -07:00
Unknown W. Brackets 1042737c21 irjit: Correct metadata on Vec2 packing ops. 2023-09-03 21:13:11 -07:00
Unknown W. Brackets c44f0e1fca arm64jit: Implement most ALU in IR jit. 2023-09-03 15:30:55 -07:00
Henrik Rydgård 2f300c2023 Merge pull request #18060 from unknownbrackets/x86-jitbase 
x86jit: Bake emuhack mask into jitbase
 2023-09-03 22:53:23 +02:00
Henrik Rydgård daa0586641 Merge pull request #18059 from unknownbrackets/arm64-ir-jit 
arm64jit: Add initial base for IR jit
 2023-09-03 22:33:24 +02:00
Unknown W. Brackets 9439a43323 riscv: Correct an overlap case, fix assert. 2023-09-03 13:29:57 -07:00
Unknown W. Brackets 0452b8b57a riscv: Account for emuhack in JITBASEREG. 2023-09-03 13:29:05 -07:00
Unknown W. Brackets 1d152a1486 x86jit: Bake emuhack mask into jitbase. 2023-09-03 12:49:36 -07:00
Henrik Rydgård 4694a11b9f Merge pull request #18053 from unknownbrackets/x86-jit-debug 
x86jit: Handle breakpoints
 2023-09-03 21:45:48 +02:00
Unknown W. Brackets 60bcc5b083 x86jit: Handle breakpoints. 
Otherwise, we don't actually break until later, which isn't great.
Could be more optimal, "rewinding" regcache state.
 2023-09-03 12:28:11 -07:00
Unknown W. Brackets 259734bd47 irjit: Fix likely delay slot breakpoints. 2023-09-03 12:27:10 -07:00
Unknown W. Brackets e1a1f56f4c irjit: Cleanup breakpoint ops. 2023-09-03 12:27:10 -07:00
Unknown W. Brackets 7607280837 arm64jit: Implement just the most basic ops. 
This improves the slowness a good bit.
 2023-09-03 12:20:16 -07:00
Unknown W. Brackets 1b756ff8c1 arm64jit: Add initial base for IR jit. 
This works, but very slowly at this point.
 2023-09-03 12:14:28 -07:00
Henrik Rydgård 14c658cc55 Merge pull request #18057 from hrydgard/upgrade-cpu-features 
Bump the cpu_features submodule to latest
 2023-09-03 17:45:41 +02:00
Henrik Rydgård 416f4239e1 Move the HAVE_SYSCTLBYNAME definition out of X86, remove the previous workaround 2023-09-03 15:19:02 +02:00
Henrik Rydgård 7941753105 Update ext/cmake/cpu_features/CMakeLists.txt with new changes 2023-09-03 15:16:18 +02:00
Henrik Rydgård 8a2982be96 Buildfix attempt 2023-09-03 14:40:11 +02:00
Henrik Rydgård cb222f77e4 Bump the cpu_features submodule to latest 2023-09-03 14:02:53 +02:00
Henrik Rydgård 42741430bc Merge pull request #18056 from fp64/sdl-ctrl-w 
Implement Ctrl-W and Ctrl-B on SDL
 2023-09-03 12:01:29 +02:00
Henrik Rydgård 8a5e4d3591 Merge pull request #18054 from unknownbrackets/memblockinfo 
HLE: Capture better allocation names
 2023-09-03 10:38:03 +02:00
Henrik Rydgård 33edf3b08a Merge pull request #18055 from unknownbrackets/x86-jit-downcount 
x86jit: Avoid R15 for jitbase if near ctxreg
 2023-09-03 10:37:21 +02:00
Henrik Rydgård 6dd9acf0e2 Merge pull request #18051 from Domiiniik/patch-3 
Update pl_PL.ini
 2023-09-03 10:35:42 +02:00
Unknown W. Brackets c7304eccdb x86jit: Avoid R15 for jitbase if near ctxreg. 2023-09-02 23:05:56 -07:00
Unknown W. Brackets 32feb82d16 HLE: Capture better allocation names. 
We know which FPL, so don't just say "FPL".
 2023-09-02 22:55:45 -07:00
fp64 77baa4e89b Implement Ctrl-W and Ctrl-B on SDL 
Closes #18052.
 2023-09-02 18:47:37 -04:00
Dominik cef8491079 Update pl_PL.ini 
More Polish translations and minor fixes once again.
 2023-09-02 20:05:58 +02:00
Henrik Rydgård 980b2158ba Hide the "System Information / Internals" tab in release builds 2023-09-02 15:42:47 +02:00
Henrik Rydgård a0b89b179a Merge pull request #18050 from Felipefpl/master 
Updated brazilian portuguese translation
 2023-09-02 15:32:51 +02:00
Felipe 043ee699d3 Updated brazilian portuguese translation 
Updated the strings for the release of the version 1.16.
 2023-09-02 10:24:03 -03:00
Henrik Rydgård f6c1493373 Merge pull request #18048 from unknownbrackets/irjit-vec4 
IR: Add a pass to keep things in vec4 more
 2023-09-02 15:11:06 +02:00
Henrik Rydgård 20dedec07e Merge pull request #18046 from unknownbrackets/x86-jit-reduce 
x86jit: Reduce bloat further
 2023-09-02 13:37:20 +02:00
Henrik Rydgård cec67bb30d Merge pull request #18047 from unknownbrackets/x86-jit-round 
x86jit: Implement float to integer
 2023-09-02 11:43:08 +02:00
Henrik Rydgård dcaea02b70 Merge pull request #18044 from Domiiniik/patch-2 
Update pl_PL.ini
 2023-09-02 11:40:47 +02:00
Henrik Rydgård 57202b2de8 Merge pull request #18045 from TotalCaesar659/patch-1 
Update Russian translation
 2023-09-02 11:40:23 +02:00
KatyushaScarlet 568b3eaff9 Bump rcheevos 2023-09-02 14:04:38 +08:00
Unknown W. Brackets 739e474957 irjit: Improve dot and store vec4 interaction. 2023-09-01 22:35:59 -07:00
Unknown W. Brackets becad54923 x86jit: Maintain Vec4 on FMov extract. 2023-09-01 22:35:59 -07:00
Unknown W. Brackets 2ca638868c irjit: Remove Vec4Scale/Vec4Dot aliasing in pass. 2023-09-01 22:35:59 -07:00
Unknown W. Brackets 96c90c19c6 irjit: Reduce unnecessary shuffles. 
If it's never used as a Vec4 again, it's often not worth it.
 2023-09-01 22:35:59 -07:00
Unknown W. Brackets 5f84887dea irjit: Add a pass to keep Vec4s in Vec4s. 2023-09-01 22:35:59 -07:00
Unknown W. Brackets 9bac755491 x86jit: Avoid pointerify if clobbered. 
For x86, it's not worth it for one.
 2023-09-01 22:34:22 -07:00