 Henrik Rydgard
|
2c05334d47
|
ARM64: Fix bug where we didn't save the FP registers correctly in the vertex decoder.
Also port a few ops from dolphin's ARM64 emitter.
|
2015-06-14 12:56:44 +02:00 |
|
|
Henrik RydgårdandUnknown W. Brackets
|
a897723e6a
|
Separate out jit reading nearby instructions.
This makes it easier to use an IR for these things, or remove them.
|
2015-04-11 00:53:24 -07:00 |
|
|
Henrik Rydgård
|
a8c2d0945a
|
ARM64: lwl: Pass INVALID_REG to be sure SCRATCH1 doesn't get overwritten...
|
2015-04-06 18:13:41 +02:00 |
|
|
Henrik Rydgård
|
13c9390c53
|
ARM64: Emitter fix, disable swl/swr/lwl/lwr again fully
|
2015-04-06 18:13:38 +02:00 |
|
|
Henrik Rydgard
|
ad3d539451
|
ARM64: Attempt at lwl/lwr/swl/swr. The first two don't work
|
2015-04-06 18:13:35 +02:00 |
|
|
Henrik Rydgard
|
ad648baa9c
|
ARM64 regcache: Add support to "pointerify" registers. Use in load/store to cut down instructions.
|
2015-04-06 18:13:32 +02:00 |
|
|
Henrik Rydgard
|
34e61ab875
|
ARM64: More FPU instructions (int<->float convert), minor stuff
|
2015-04-06 18:13:25 +02:00 |
|
|
Henrik Rydgard
|
d16bd1fd30
|
ARM64: Port over basic load/store from ARM. Works in FastMem only.
|
2015-04-06 18:13:10 +02:00 |
|
|
Henrik Rydgard
|
b309c83973
|
Initial work on ARM64, based on the ARM jit.
|
2015-04-06 18:13:01 +02:00 |
|