Henrik Rydgård
|
4db6b7f3e2
|
SIMD-ify a couple instructions a bit
|
2014-11-25 22:47:26 +01:00 |
|
Unknown W. Brackets
|
ced555ee47
|
Oops, fix a mistake in umd replacement.
|
2014-11-25 12:03:16 -08:00 |
|
Unknown W. Brackets
|
efd7f1cc36
|
Fix a few warnings, cleanup.
|
2014-11-25 11:58:03 -08:00 |
|
Unknown W. Brackets
|
53c3841698
|
Buildfix for Linux and Symbian.
|
2014-11-25 11:48:08 -08:00 |
|
Unknown W. Brackets
|
aeb3a327f0
|
Oops, typo.
|
2014-11-25 11:39:34 -08:00 |
|
Unknown W. Brackets
|
0d8dc48200
|
Don't try to close invalid files.
|
2014-11-25 11:34:39 -08:00 |
|
Unknown W. Brackets
|
0551773599
|
Add an interface to retry HTTP requests.
They could fail / be spotty in some situations. A little retry can go a
long way.
|
2014-11-25 09:16:47 -08:00 |
|
Unknown W. Brackets
|
53e6d49568
|
Shortcut a read outside the file.
This happened to me.
|
2014-11-25 09:16:17 -08:00 |
|
Unknown W. Brackets
|
99b422aa0a
|
Add more verbose logging in case of error.
|
2014-11-25 08:59:29 -08:00 |
|
Unknown W. Brackets
|
6d9ff8fac4
|
Fix disconnect order.
|
2014-11-25 00:33:23 -08:00 |
|
Unknown W. Brackets
|
219d546b79
|
Handle case in HTTP headers better.
|
2014-11-25 00:30:48 -08:00 |
|
Unknown W. Brackets
|
df5020c439
|
Treat generation 0 a bit specially.
I guess we could always check gen 0 first, that'd be readahead/backfill.
|
2014-11-24 14:11:24 -08:00 |
|
Unknown W. Brackets
|
27eb38df8d
|
Fix a possible leak.
Can definitely see this happening.
|
2014-11-24 14:08:21 -08:00 |
|
Unknown W. Brackets
|
824e8cf17c
|
Add a readahead cache for HTTP.
So the only other thing it could do is idle backfill...
|
2014-11-24 01:08:30 -08:00 |
|
Unknown W. Brackets
|
49a5394b93
|
Oops, don't try to read past end of file.
|
2014-11-24 00:19:13 -08:00 |
|
Unknown W. Brackets
|
4e11f7c182
|
Implement a simple recently used cache for HTTP.
|
2014-11-23 23:35:20 -08:00 |
|
Unknown W. Brackets
|
6dca6ad9bd
|
Add an HTTP transport for loading isos.
Not exposed in UI yet, but you can use command line.
|
2014-11-23 16:14:11 -08:00 |
|
Unknown W. Brackets
|
b620070fa6
|
Kill FileLoader::Reopen()...
Was a bad idea.
|
2014-11-23 14:08:14 -08:00 |
|
Unknown W. Brackets
|
fd2d7406d1
|
Make LocalFileLoader essentially private.
|
2014-11-23 14:02:35 -08:00 |
|
Unknown W. Brackets
|
967b589778
|
Consistently use FileLoader for standard ISOs.
|
2014-11-23 13:59:56 -08:00 |
|
Unknown W. Brackets
|
102b7b03fa
|
Add an interface to load files with.
This allows loading from other than raw files.
|
2014-11-23 13:25:32 -08:00 |
|
Kingcom
|
f6cedcbff5
|
Replace assembler with a submodule
|
2014-11-23 21:09:40 +01:00 |
|
Unknown W. Brackets
|
a4b9122943
|
x86jit: Use NS instead of NBE for checked entries.
This may cause us to more correctly bail on linked blocks in some cases.
|
2014-11-23 11:05:49 -08:00 |
|
Unknown W. Brackets
|
fe525a52f9
|
Update native (shutdown crash) + comment.
|
2014-11-23 11:04:07 -08:00 |
|
Unknown W. Brackets
|
473f388088
|
Disable the simd stuff for now.
Won't have time to look at this for a bit...
|
2014-11-20 14:07:56 -08:00 |
|
Henrik Rydgård
|
811a27a6e6
|
Merge pull request #7069 from level99procrastinator/depth-range-hack-for-psp2
Workaround for graphics glitch in Phantasy Star Portable 2
|
2014-11-20 14:09:30 +01:00 |
|
xSacha
|
88b1c00a67
|
MIPS: Complete MIPSX rename for buildfix.
|
2014-11-19 07:55:44 +10:00 |
|
Henrik Rydgård
|
6a49337a0c
|
Merge pull request #7096 from unknownbrackets/jit-simd
x86jit: Add basic support for mapping SIMD
|
2014-11-18 18:25:39 +01:00 |
|
Sacha
|
65e008f053
|
Implement a MipsJit.
|
2014-11-18 08:40:57 -08:00 |
|
xSacha
|
3172fa22e2
|
Integrate new MIPS emitter.
|
2014-11-18 08:40:57 -08:00 |
|
Unknown W. Brackets
|
ab7dd0df25
|
x86jit: Add an option to enable/disable vpfu simd.
|
2014-11-17 20:37:27 -08:00 |
|
Henrik Rydgard
|
4ed97f9c60
|
Don't msgbox on game exit (homebrew can legitimately do this)
|
2014-11-17 21:25:08 +01:00 |
|
Henrik Rydgard
|
53b5d331b4
|
Assorted minor optimizations
|
2014-11-17 21:21:44 +01:00 |
|
Henrik Rydgard
|
3298c1143f
|
Arm disasm: Coalesce multiple "BKPT 1" like we do on x86 for INT 3
|
2014-11-17 21:21:44 +01:00 |
|
Henrik Rydgard
|
74d8a9bdba
|
Clean up after the block linker. armdis: add BKPT
|
2014-11-17 21:21:34 +01:00 |
|
Unknown W. Brackets
|
921b39ebf5
|
x86jit: Optimize a 2-reg simd load.
|
2014-11-16 15:05:17 -08:00 |
|
Unknown W. Brackets
|
e68eb0a292
|
x86jit: Load sequential regs in one shot.
|
2014-11-16 15:05:17 -08:00 |
|
Unknown W. Brackets
|
ed501302a2
|
x86jit: Add a check to see if we can map simd.
|
2014-11-16 15:05:16 -08:00 |
|
Unknown W. Brackets
|
27148d3712
|
x86jit: Add some helpers to check state.
|
2014-11-16 13:33:16 -08:00 |
|
Unknown W. Brackets
|
de566be2ce
|
x86jit: Split out the logic for loading simd regs.
|
2014-11-16 13:33:15 -08:00 |
|
Unknown W. Brackets
|
5347431c20
|
x86jit: Initial simd for VecDo3(). Broken.
I'm not sure why/where it's broken...
|
2014-11-16 13:33:15 -08:00 |
|
Unknown W. Brackets
|
aad505e7b3
|
x86jit: Add a TryMapDirtyInInVS() for 3-op.
|
2014-11-16 13:33:14 -08:00 |
|
Unknown W. Brackets
|
88a753eff3
|
x86jit: Add an invariant contract to the fpu cache.
This should help catch things better in debug mode.
|
2014-11-16 13:33:14 -08:00 |
|
Unknown W. Brackets
|
39afeb490f
|
x86jit: Add some typesafety.
|
2014-11-16 13:33:13 -08:00 |
|
Unknown W. Brackets
|
4335bf3346
|
x86jit: Add basic mapping of SIMD regs.
Not tested yet, just sketched out. All very suboptimal.
|
2014-11-16 13:33:13 -08:00 |
|
Unknown W. Brackets
|
9429359b47
|
x86jit: Add fallbacks when moving from VS -> V.
|
2014-11-16 13:33:12 -08:00 |
|
Unknown W. Brackets
|
2862367927
|
x86jit: Add force-non-simd to all current ops.
Unless they already use MapRegs, because that will automatically handle
it.
|
2014-11-16 13:33:12 -08:00 |
|
Unknown W. Brackets
|
4cf0913692
|
x86jit: Sketch some initial SIMD apis.
|
2014-11-16 13:33:07 -08:00 |
|
Henrik Rydgard
|
e43c7af32c
|
ARM Jit: Implement quaternion multiplication
|
2014-11-16 19:12:00 +01:00 |
|
Henrik Rydgard
|
bfcd3690b6
|
x86 jit: Fix+enable quaternion product, optimize "sw zero, *"
|
2014-11-16 18:37:38 +01:00 |
|