Henrik Rydgard
|
29e681808d
|
Merge branch 'sceSha256' of https://github.com/daniel229/ppsspp into daniel229-sceSha256
|
2014-12-07 19:11:45 +01:00 |
|
Henrik Rydgard
|
51d55bd645
|
Namespacing cleanup (it's bad to do "using namespace" in a header)
|
2014-12-07 14:44:15 +01:00 |
|
Henrik Rydgard
|
4457dca4c9
|
Rename the ARM Jit class to ArmJit
|
2014-12-07 14:25:22 +01:00 |
|
Henrik Rydgard
|
7740caeade
|
Buildfix the arm emitter test in the unittest.
Also do some preparation for being able to have two JITs compiled at the same time
which may be useful in testing parts of the ARM jit on Windows.
|
2014-12-07 14:12:13 +01:00 |
|
Henrik Rydgard
|
e2f61459d3
|
ARM Jit: Implement vfad/vavg
|
2014-12-07 13:02:16 +01:00 |
|
Henrik Rydgard
|
80ce45f9fb
|
ARM Jit: Join adjacent vrot ops on ARM too
|
2014-12-07 12:07:54 +01:00 |
|
Henrik Rydgard
|
c2503b1406
|
ARM jit: Prepare for joining vrot ops
|
2014-12-07 11:58:19 +01:00 |
|
Henrik Rydgard
|
37413f8119
|
We can use sincosf again on Android - the bug in the NDK has been fixed.
|
2014-12-07 11:53:46 +01:00 |
|
Henrik Rydgard
|
4d8db38798
|
Some more
|
2014-12-07 00:30:45 +01:00 |
|
Henrik Rydgard
|
ceed0a92c3
|
Undo some accidental reverts
|
2014-12-07 00:25:15 +01:00 |
|
Lioncash
|
1d9ace08ae
|
proAdhoc: Make some functions return boolean values.
Also shortens validNetworkName a little.
|
2014-12-06 14:48:46 -05:00 |
|
Henrik Rydgard
|
ff4746cd17
|
Merge the rest of the old NEON branch.
|
2014-12-06 13:14:03 +01:00 |
|
Henrik Rydgard
|
d98bde8e50
|
Merge the RegCache changes from the old neon-vfpu branch
|
2014-12-06 12:26:58 +01:00 |
|
Henrik Rydgard
|
29dcc0a303
|
Minor cleanups, warning fixes
|
2014-12-06 12:25:28 +01:00 |
|
Henrik Rydgard
|
d46c9c2f74
|
x86 jit: Minor optimization in vmmul
|
2014-12-06 11:35:01 +01:00 |
|
TwistedUmbrella
|
3f4d58b0b2
|
use libc++ for iOS to avoid additional directives
|
2014-12-05 19:47:02 -05:00 |
|
Lioncash
|
15aa29d178
|
MIPSAnalyst: Pass strings by const reference.
|
2014-12-05 13:12:49 -05:00 |
|
daniel229
|
49b2939f0d
|
sceSha256
|
2014-12-04 22:44:41 +08:00 |
|
Henrik Rydgard
|
ea6371921a
|
x86 jit: Hack around running out of regs on x86-32 with SIMD
|
2014-12-04 00:19:08 +01:00 |
|
Henrik Rydgard
|
e3a81f4346
|
x86 Jit: Basic implementation of vbfy1/2 (mostly to just cross another one off the list..)
|
2014-12-04 00:18:58 +01:00 |
|
Lioncash
|
cd26b200b2
|
Core: Get rid of a few c_str/strlen calls
|
2014-12-03 17:15:05 -05:00 |
|
Henrik Rydgård
|
c1084b6b93
|
Merge pull request #7131 from lioncash/scempeg
sceMpeg: Remove an unnecessary if statement
|
2014-12-03 22:53:02 +01:00 |
|
Lioncash
|
efaba33624
|
sceMpeg: Remove an unnecessary if statement
stream is previously used in the above memcpy, so this check is not necessary.
|
2014-12-03 16:49:01 -05:00 |
|
Henrik Rydgard
|
5290ffd929
|
Minor cleanup in vtfm. Re-enable vrot combination. Optimize vfad/vavg when dpps is available.
Also fixes bug in emitter of dpps.
|
2014-12-03 22:44:32 +01:00 |
|
Unknown W. Brackets
|
9d97eb5b12
|
Oops, fix an old typo.
Thanks Lioncash. This broke a small range of old savestates.
|
2014-12-03 12:49:52 -08:00 |
|
Lioncash
|
f830d5dec7
|
Core: Mark some functions as const
|
2014-12-03 15:16:11 -05:00 |
|
Lioncash
|
9f1bebe201
|
Loaders: Fix a mismatched delete call
|
2014-12-03 14:55:20 -05:00 |
|
daniel229
|
6846e8b140
|
Replace frame download in Kenka Banchou Bros: Tokyo Battle Royale
|
2014-12-03 18:44:04 +08:00 |
|
Henrik Rydgard
|
ca8ba9532c
|
x86 jit: Implement vtfm
|
2014-12-03 01:45:29 +01:00 |
|
Henrik Rydgard
|
1abadef87f
|
Add "resolving" of a few symbols to x86 disassembler
|
2014-12-02 01:00:11 +01:00 |
|
Unknown W. Brackets
|
256ea0c062
|
Verify recent file existance using a loader.
This way it supports remote files and doesn't wipe them.
|
2014-11-30 23:54:22 -08:00 |
|
Unknown W. Brackets
|
48b3a292d7
|
x86jit: Add more sanity checks.
|
2014-11-30 17:43:07 -08:00 |
|
Unknown W. Brackets
|
9cfe801075
|
x86jit: Ensure we don't sequence temps+regs.
|
2014-11-30 17:42:43 -08:00 |
|
Unknown W. Brackets
|
23e3916a77
|
x86jit: Fix a stupid typo.
|
2014-11-30 17:42:02 -08:00 |
|
Unknown W. Brackets
|
515b954670
|
x86jit: Re-enable vmmov simd.
|
2014-11-30 13:06:53 -08:00 |
|
Unknown W. Brackets
|
c6b090d82e
|
x86jit: When storing, verify alignment.
|
2014-11-30 13:06:16 -08:00 |
|
Unknown W. Brackets
|
fbc453b083
|
x86jit: Oops, here also.
Maybe I should kill these early returns after all..
|
2014-11-30 12:39:30 -08:00 |
|
Unknown W. Brackets
|
5758102be6
|
x86jit: Correct handling of temp vregs in VS.
|
2014-11-30 12:33:06 -08:00 |
|
Unknown W. Brackets
|
750f40e260
|
x86jit: Oops, forgot to add this back.
MapRegV() will be too dangerous if it locks so do it here.
|
2014-11-30 11:02:55 -08:00 |
|
Henrik Rydgård
|
2945a1acc1
|
Merge pull request #7120 from unknownbrackets/jit-simd
x86jit: Add a MAP_NOLOCK flag
|
2014-11-30 19:43:35 +01:00 |
|
Unknown W. Brackets
|
29e3819437
|
x86jit: Improve spilling in vf2i.
This should improve which ones we spill on 32 bit at least.
|
2014-11-30 10:38:58 -08:00 |
|
Unknown W. Brackets
|
0000be1bb2
|
x86jit: Add a MAP_NOLOCK flag to not lock.
Only for MapRegs*. And then lock all by default, including
TryMapRegsVS().
|
2014-11-30 10:36:44 -08:00 |
|
Unknown W. Brackets
|
52cfe4a8a3
|
x86jit: Avoid MOVSS into self.
|
2014-11-30 10:35:26 -08:00 |
|
Henrik Rydgard
|
466cdb8ddf
|
x86 Jit: Basic implementation of SIMD vmmul. Can be improved.
|
2014-11-30 19:27:43 +01:00 |
|
Henrik Rydgard
|
74e70f1159
|
Fix silly typo
|
2014-11-30 17:24:56 +01:00 |
|
Henrik Rydgard
|
ac772f25ff
|
x86 JIT: Join adjacent vrot calls together to avoid redundant sin/cos calls. Add a prototype, fix minor issues.
|
2014-11-30 11:04:13 +01:00 |
|
Henrik Rydgård
|
7deb8055ee
|
Merge pull request #7117 from unknownbrackets/jit-simd
x86jit: Implement vmmov using SIMD
|
2014-11-30 09:24:22 +01:00 |
|
Unknown W. Brackets
|
679a824487
|
x86jit: when reusing a reg, don't zap slot.
If we returned the same reg it was in before, don't zap the slots because
slot #1 may be valid.
|
2014-11-29 23:11:50 -08:00 |
|
Unknown W. Brackets
|
c3578bd8eb
|
x86jit: Find the correct available regs.
If there aren't n available regs, they may not of course be in slots 0 and
1. Have to go and find them.
|
2014-11-29 22:12:40 -08:00 |
|
Unknown W. Brackets
|
df6a07f24e
|
x86jit: Allow only one reg for sequential load.
|
2014-11-29 22:11:52 -08:00 |
|