b999c51a1a
Code cleanup. Don't use gpr.SetRegImm where all we do is write to a scratch register
2026-02-10 19:28:53 +01:00
e4f7a39c40
Correct an optimization in the ARM64 jit for min and max instructions
...
Fixes the big glitch in #13444
2026-02-10 19:28:53 +01:00
b9de1a44df
jit: Reduce some include pollution.
...
Usually no need for all of MIPSAnalyst.
2022-10-27 23:26:44 -07:00
5d60fa0d0d
Common: Maintain C++11 support in sign extend.
2021-01-31 08:44:02 -08:00
1b00da2f3a
Common: Sign extend w/func not chained casts.
...
Should be clearer to read and easier to get right.
2021-01-31 01:25:52 -08:00
4d3ec20082
ByteSwap.h results in a file name collision on some systems with byteswap.h. Fix this by merging it into BitSet.h.
2020-09-30 00:09:13 +02:00
d9edc68966
Remove unnecessary use of thread local storage
2020-09-29 15:51:51 +02:00
b9352354c9
Masked PSP Memory support for the AArch64 Dynarec
2019-04-15 12:07:57 +02:00
419c1fbd73
Jit: Respect flags for jit types and features.
...
Left some free space for more.
2019-02-03 14:57:08 -08:00
9ff812b313
arm64jit: Negate in ADDI2R/SUBI2R as well.
...
Should've done this at the same time as CMN. It's not as common, mostly
catches addu calls, but it's good to have these generic for other uses.
2017-12-30 11:11:04 -08:00
c00044c5d8
arm64jit: Avoid arithmetic movs.
...
ORR is the preferred encoding and may be faster on some chips.
2017-12-29 17:30:18 -08:00
56d64f5c67
arm64jit: Avoid temporary on variable shift.
...
I think we should trust that it works per the spec.
2017-12-29 17:30:12 -08:00
1ecce2a2e1
arm64jit: Reuse code in I2R funcs.
2017-12-29 17:30:07 -08:00
2e1d85a55b
arm64jit: Allow reg ptr offsets when unaligned.
...
Since now they support being dirty.
2017-12-28 10:45:50 -08:00
3fae092ecb
arm64jit: Only adjust pointers if pointerified.
2017-12-27 17:02:29 -08:00
8c3552de74
cmake: Detect features at compile time
...
Instead of relying on manually passed down flags from CMake,
we now have ppsspp_config.h file to create the platform defines for us.
This improves support for multiplatform builds (such as iOS).
2016-10-19 12:31:19 +02:00
2d3df5c621
armjit: Handle divide by zero more accurately.
...
Turns out, some games may depend on this behavior.
2016-05-19 00:07:41 -07:00
a05ae2a0a6
Correct divide by zero HI/LO values a bit.
...
Interpreter is now correct, but it's probably not all that important to
get right in jit.
2016-05-14 19:23:50 -07:00
dedcc149d8
ARM64: Fix typo in mfhi and mflo instructions. May help #8383
2016-01-19 23:26:43 +01:00
9262ddfc13
Avoid any possible shifts by 32.
2015-07-19 13:25:50 -07:00
b73920fcba
ARM64: Cleanups in regcache and jit
2015-07-11 17:00:01 +02:00
f42f81a4da
ARM64: Optimize small adjustments of pointerified registers
2015-07-11 16:59:11 +02:00
db3dffb44d
arm64: Oops, fix flushing zero from an armreg.
2015-07-05 11:57:18 -07:00
204c1dc8dd
arm64: Optimize 3ops against zero.
2015-07-05 09:52:53 -07:00
66adc4e695
jit: Normalize CONDITIONAL_DISABLE formatting.
2015-07-02 20:31:37 -07:00
fed687fb59
arm64: Meld LO and HI together for multiplies.
2015-07-02 20:31:37 -07:00
757a1a414a
arm64: Workaround an apparent gcc bug.
...
Only seems to happen with unsigned. This took a while to track down...
2015-07-02 19:59:38 -07:00
e94fd3d4bd
arm64: Fix div/divu remainders.
...
Erp, I transposed the args when I pasted them.
2015-06-28 16:52:49 -07:00
81b923f1dc
arm64: Correct movz/movn. Weren't right after all.
2015-06-28 16:49:28 -07:00
0978aa4d5e
arm64: Use msub for div/divu remainder.
...
Not really much faster, but less instructions at least.
2015-06-28 09:05:39 -07:00
0a5b1c030b
arm64: Implement ext and ins.
2015-06-28 08:45:17 -07:00
daddb73f22
arm64: Implement nor.
2015-06-28 00:41:04 -07:00
11a851a139
arm64: Enable movz/movn.
2015-06-28 00:41:04 -07:00
223e55a453
arm64: Undisable clz/clo, they work.
...
Also, avoid a temp in clo. It's the tiniest bit faster on A57, though
we'll see how it works out elsewhere. A bit clearer without the temp
imho.
2015-06-28 00:41:03 -07:00
81bc8107cf
arm64: Use UBFX, not LSR, for slti sign check.
...
This is about 22% faster on the A57 (for just this one instruction, so not
a huge impact overall.) Makes sense that it would be since not arith.
2015-06-28 00:41:03 -07:00
8df8c210d1
ARM64: Start porting over VFPU stuff from ARM, fix regalloc bug
2015-04-06 18:13:28 +02:00
34e61ab875
ARM64: More FPU instructions (int<->float convert), minor stuff
2015-04-06 18:13:25 +02:00
25ec85551f
ARM64: Implement FP compares, misc
2015-04-06 18:13:22 +02:00
ceb9f66502
ARM64: Fix bug in mult
2015-04-06 18:13:21 +02:00
1a02e32ad1
ARM64: Implement the multiplication instructions
2015-04-06 18:13:20 +02:00
4233921ab7
ARM64: Some more instructions, func replacements
2015-04-06 18:13:16 +02:00
9e2786b319
ARM64: Fix and enable a bunch more instructions. temporarily disable movz movn
2015-04-06 18:13:15 +02:00
2bca05c4f2
ARM64: implement shifts, movz/movn. Corresponding fixes to emitter/disasm
2015-04-06 18:13:14 +02:00
86ff2a2806
ARM64: Enable a bunch of arithmetic instructions that now work, thanks to emitter fixes
2015-04-06 18:13:13 +02:00
77501e220d
ARM64: Enable a few more instructions, more emitter/disasm unittests
2015-04-06 18:13:13 +02:00
8dc77ff32e
ARM64: Turn off some debugging stuff, start implementing instructions. Something is wrong though, if I implement more than addiu things break..
2015-04-06 18:13:09 +02:00
b309c83973
Initial work on ARM64, based on the ARM jit.
2015-04-06 18:13:01 +02:00
Henrik Rydgård