preserve-emulation/ppsspp
1
0
Fork 0
mirror of https://github.com/hrydgard/ppsspp.git synced 2026-09-05 20:25:25 +02:00
Code Issues Packages Projects Releases Wiki Activity

riscv: Cleanup VfpuCtrlToReg meta, use auto-map.

Browse Source
This commit is contained in:
Unknown W. Brackets
2023-08-20 12:42:11 -07:00
parent e40ae60029
commit cc4bc406d5
5 changed files with 15 additions and 21 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Core/MIPS/RiscV/RiscVCompSystem.cpp
+3 -4
View File
@@ -94,14 +94,13 @@ void RiscVJitBackend::CompIR_Transfer(IRInst inst) {
break;
case IROp::SetCtrlVFPUReg:
regs_.MapGPRDirtyIn(IRREG_VFPU_CTRL_BASE + inst.dest, inst.src1);
regs_.Map(inst);
MV(regs_.R(IRREG_VFPU_CTRL_BASE + inst.dest), regs_.R(inst.src1));
regs_.MarkGPRDirty(IRREG_VFPU_CTRL_BASE + inst.dest, regs_.IsNormalized32(inst.src1));
break;
case IROp::SetCtrlVFPUFReg:
regs_.MapGPR(IRREG_VFPU_CTRL_BASE + inst.dest, MIPSMap::NOINIT);
regs_.MapFPR(inst.src1);
regs_.Map(inst);
FMV(FMv::X, FMv::W, regs_.R(IRREG_VFPU_CTRL_BASE + inst.dest), regs_.F(inst.src1));
regs_.MarkGPRDirty(IRREG_VFPU_CTRL_BASE + inst.dest, true);
break;
@@ -154,7 +153,7 @@ void RiscVJitBackend::CompIR_Transfer(IRInst inst) {
break;
case IROp::VfpuCtrlToReg:
regs_.MapGPRDirtyIn(inst.dest, IRREG_VFPU_CTRL_BASE + inst.src1);
regs_.Map(inst);
MV(regs_.R(inst.dest), regs_.R(IRREG_VFPU_CTRL_BASE + inst.src1));
regs_.MarkGPRDirty(inst.dest, regs_.IsNormalized32(IRREG_VFPU_CTRL_BASE + inst.src1));
break;